This paper introduces the concept of spin-orbit-torque-MRAM (SOT-MRAM) based physical unclonable function (PUF). The secret of the PUF is stored into a random state of a matrix of perpendicular SOT-MRAMs. Here, we show experimentally and with micromagnetic simulations that this random state is driven by the intrinsic nonlinear dynamics of the free layer of the memory excited by the SOT. In detail, a large enough current drives the magnetization along an in-plane direction. Once the current is removed, the in-plane magnetic state becomes unstable evolving towards one of the two perpendicular stable configurations randomly. In addition, an hybrid CMOS/spintronics model is used to evaluate the electrical characteristics of a PUF realized with an array of 16×16 SOT-MRAM cells. Beyond robustness against voltage and temperature variations, hardware authentication based on this PUF scheme has additional advantages over other PUF technologies such as non-volatility (no power consumption in standby mode), reconfigurability (the 2 secret can be rewritten), and scalability. We believe that this work is a step forward the design of spintronic devices for application in security.
I. Introduction
In the "Internet of Things" (IoT) era the security is becoming a crucial aspect and a path to enhance the security of a physical device is the hardware authentication. To provide such a secure authentication procedure, hardware cryptographic operations (such as digital signatures or encryption) having a secret key in a nonvolatile electrically erasable programmable read-only memory or battery backed static random-access memory are used. [1] However, those approaches are expensive in terms of both area occupancy and power consumption and a challenging solution should be to have hardware authentication based on a memory technology integrated within the device itself. The use of Physical Unclonable Functions (PUFs) is a direction to face this challenge promising to enhance the security of the device at a minimal additional hardware cost. [2] PUFs are innovative primitives that derive a chip-unique challenge-response mechanism by typically exploiting the randomness due to manufacturing process variations. In other words, the challenge-response mechanism converts the unique physical state of the PUF into a digital inputoutput data. The two main subtypes of PUFs are "weak PUFs" and "strong PUFs": the former store the secret in vulnerable hardware while the latter have complex challenge-response behavior from the physical disorder characterizing the PUF itself. [3] The most popular implementation of weak PUFs are the SRAM PUFs, while one of the first implementations of a strong PUF is based on optical scattering. [2] Recently, the major semiconductor foundries have integrated spintronics with CMOS technology in their processes, in particular for the fabrication of STT-MRAMs (spintransfer-torque magnetic random access memories). [4] , [5] This opens a large number of opportunities and in particular we wish to look at possible implementations of PUF with spintronic technology. [6] The commercial PUFs have several problems, which can affect their performance and reliability, related to environmental and/or operative variations that have to be addressed in the design and test phases, such as temperature and supply voltage dependent response, and electromagnetic interference. Spintronic technology thanks to the development of reliable magnetic tunnel junctions (MTJs) can be used to fix some of those problems. For examples, MRAMs have been already proposed for PUF development, where the secret can be derived from magnetic textures, such as domain wall, [7] or in STT-MRAMs by switching probability [8] . Fig. 1(a) shows the device to implement the latter STT-MRAM based PUF. First it is evaluated the switching probability of the free layer (FL) as a function of the current pulses of a certain duration (the voltage is supplied at the terminals 'A' and 'B'). Once determined the current value and duration at which the switching probability is 50%, this is applied to a matrix of STT-MRAMs, where all the cells have been set at 4 the same initial state, e.g. FL parallel to the PL (pinned layer), thus driving a random state that generates the secret key of the PUF. STT-MRAMs can be designed with an energy barrier larger than 60k B T making the secret thermally very stable. [9] In addition, the reading signal is insensitive to voltage fluctuations and the resistance states exhibit a reduced drift for a wide range of temperature near room temperature (a typical tunneling magneto resistive (TMR) ratio is of the order of 100%) [10] that make the states intrinsically very distinguishable. On the other hand, the derivation of the secret is the main problem being related to the switching probability that is very sensitive to temperature changes and device-to-device geometrical variations.
To address this aspect, the idea developed in this work is to use the spin-orbit-torque MRAMs (SOT-MRAMs) as a building block for the PUF. An SOT-MRAMs is a three terminal device where the read and write operations are separated (see Fig. 1(b) ). The information is written with the SOT originated by a current flowing in a heavy metal (HM) (Pt, Ta, W, Ir) mainly due to the spin-Hall effect (J SHE ), while the information is read via the resistance of the MTJ built on top of the HM. The main difference of an SOT-MRAM based PUF compared with the STT-MRAM counterpart is the writing mechanism, hence all the benefits from the reading are the same.
The starting point for the development of SOT-MRAMs is due to the pioneering paper by Miron et al. [11] in 2011, where it is demonstrated the switching of a single perpendicular ferromagnet coupled with a HM having a large spin-orbit coupling, Pt/Co in that paper, driven by a current flowing into the HM. A similar result was achieved by Liu et al. [12] in a three-terminal MTJ having the FL at the interface with the HM. Micromagnetic simulations performed to study the magnetization dynamics in those devices show that for perpendicular ferromagnets the switching occurs via a nucleation process and that a stochastic switching is also possible. [13] Basically, at zero field the current drives the magnetization at an intermediate state characterized by a near zero net out-of-plane component of the magnetization, that can then evolve to an out-of-plane state when the bias current is switched off. Differently here, we demonstrate that an intermediate uniform inplane state can be driven by a proper combination of applied current and external field, and that also for this configuration once the current is removed, the intermediate state becomes unstable and the magnetization evolves randomly towards the positive or negative uniform out-of-plane state. A schematic of this behavior is shown in Fig. 1 (c). While those intermediate states have been used to demonstrate clocking driven by current in magnetic logic, [14] , [15] here we show how those can be used as a mechanism to generate the secret of an SOT-MRAM based PUF. In other words, this approach does not imply the intrinsic random process variations of the manufacturing process, but the secret key is introduced by the random time domain evolution of an unstable magnetic state 5 towards two different other states that code the bit "1" and "0". Micromagnetic simulations are employed to reproduce the experimental data and the statistical properties are then used to design and simulate an SOT-MRAM based PUF with an hybrid CMOS/spintronics model into Cadence TM circuit design tool. [16] Figure 1 a. A schematic of a two terminals STT-MRAM with the indication of the free layer (FL) and pinned layer (PL). A current flowing through the terminals A and B manipulates the magnetic state of the FL. For those devices, random bits can be generated with current pulses that give rise to a 50% of the switching probability. b. A schematic of a three terminal SOT-MRAM. The writing and reading currents are separated, the current flowing from terminal C into the pillar is used to read the resistance of the MTJ while the current applied to the heavy metal (J SHE ) manipulates the magnetic state of the FL. c. In the SOT-MRAM having a perpendicular FL, the J SHE , which has a spin polarization along the in-plane direction perpendicular to its flowing direction, can drive the FL magnetization in the in-plane configuration. Once the J SHE is switched off, the in-plane magnetization can evolve to both positive or negative out of plane directions with equal probability. This mechanism can be used to generate random bits in SOT-MRAMs which can be used as a secret key in an SOT-MRAM based PUF.
II. Device and measurements.
Magnetic multilayers W(6)/Co 40 Fe 40 B 20 (1)/MgO(1.6)/Ta(1), thickness in nm, are prepared by magnetron sputtering. The multilayers are then patterned into the device shown in Fig. 2(a) where the ferromagnetic dot has a circular shape with a diameter of 1µm on a 5µm-wide HM strip of W by e-beam lithography and ion-milling technique. The Co 40 Fe 40 B 20 is magnetized perpendicular to the sample plane due to the strong perpendicular magnetic anisotropy (PMA) originating from the Co 40 Fe 40 B 20 /MgO interface [10] . The perpendicular magnetic anisotropy is larger than the out-ofplane demagnetizing field in order to set the out-of-plane direction as the easy axis of the magnetization. Typical magneto-optical Kerr microscope image of the device is shown in Fig. 2 
The circled part is the location of the dot and it is where the contrast changes up on the magnetization switching. The electric current flowing in the W stripe invokes the spin current 6 injection into the ferromagnetic dots due to the spin-Hall effect. The spin current exerts a torque resulting in a manipulation of the FL magnetization. 
III Single dot measurements.
The first set of measurements is performed on a single dot. A current pulse of 4 mA (voltage 8 V) is applied for a duration of 15 ns together with an external magnetic field of 40.2 mT applied along the x-direction (same direction of the spin-polarization) with a tilting angle θ with respect to the sample plane. The field amplitude is chosen in order to be much larger than the in-plane field like torque and the Oersted field originated by the current flowing in the HM, estimated around 0.5 mT for 4 mA by Biot-Savart law. The current drives the magnetization out of the equilibrium. When the current pulse is removed, the magnetization goes back to the perpendicular direction, both upward or downward, as indicated by optical imaging using magneto-optical Kerr effect. The switching probability (transition from in-plane to out-of-plane states) characterizing the final state, achieved for 500 current pulses, has been studied for different tilting angle (θ =-1, -1.6, -1. 
IV Micromagnetic simulations.
To understand qualitatively the FL magnetization dynamics described in the previous paragraph, we have performed micromagnetic simulations carried out by means of a state-of-the-art parallel micromagnetic solver, which numerically integrates the LLG equation including the Slonczewskilike torque due to SHE [17] :
where m and EFF h are the normalized magnetization and the effective field of the ferromagnet, respectively. The effective field includes the standard magnetic field contributions, the Oersted field and the thermal field, which is included as an additional stochastic term. [18] The effective field and boundary conditions expressions are included as in [19] , [20] .
where   is the gyromagnetic ratio, and M S is the saturation magnetization of the ferromagnet.  G is the Gilbert damping, g is the Landè factor, µ B is the Bohr Magneton, e is the electron charge, t CoFe is the thickness of the ferromagnetic layer,  H is the spin-Hall angle obtained from the ratio between the spin current and the electrical current, ẑ is the unit vector of the out-of-plane direction, and J is the in-plane current density injected via the HM. Fig. 4(a) summarizes the calculations for a field of 40 mT applied with a tilted angle between -1 and +1 degrees and a current of 3.6 mA (J SHE =6×10 -11 Am -2 ). First, the simulation results show that the final state probability exhibits the same strong sensitivity to the tilted angle of the field and a fine tuning of this angle is necessary to have a final state probability of 50% as in the experiments (see Fig. 4(b) ). 
V. Three dots experimental characterization.
To study the robustness of the proposed approach for the design of a PUF, we have built a device composed of three dots within a single nanowire realized geometrically as indicated in Fig. 6(a) .
The dots have the same size (diameter of 1 µm), while the center-to-center distance is fixed at 5 µm 11 in order to have a negligible effect of magnetostatic coupling. A MOKE image is shown in Fig.   6 (b).
We have applied a current pulse of 4 mA (voltage 8 V) for a duration of 15 ns for 100 iterations, while maintaining a field of 40 mT applied at an angle θ = -0.7 degree. We have found that the switching mechanism is the same for each dot and the same current pulse is able to drive the magnetization of each dot out of the equilibrium qualitatively similar to what observed in single dot measurements. By removing the current pulse, the magnetization of each dot independently goes back to the perpendicular direction, upward or downward, with a certain probability. By using the optical imaging magneto-optical Kerr effect, we have identified the final state of the magnetization after the current pulse is switched off for 100 iterations. In order to process the data, we have modeled specific regions of interest (ROIs) having 1 μm of diameter, i.e. the same as the devices, and centered around the locations of the dots (see the arrows in Fig. 6(b) ). We have developed an algorithm which systematically calculates the average brightness of the ROIs against the surrounding background areas and compares it to a probabilistic threshold. The analysis of corresponding cumulative distribution functions allows us to determine the switching probability for each dot with high accuracy. In detail, in those regions, once the current pulse is switched off and the brightness of the regions is evaluated, if the ROI exhibits a different (higher) brightness value against the background, the magnetization is considered upward, and this is linked to the presence of the bit '0'. Conversely, if the region exhibits the same brightness value as in the background, the magnetization points downward and this corresponds to the bit '1'.
The results of this analysis are reported in Fig. 6(c) . The extension of the analysis to multiple dots allows us to confirm the intrinsic randomness of the device (ideally it should be close to 50%), which is a crucial property for the unpredictability of the PUF responses. 
VI. CMOS integration of the SOT-MRAM based PUF.
In the previous sections, we have discussed experimental and simulation analyses performed for magnetic dots with a diameter of 1 µm on top of a W strip with 6 nm in thickness. Here, we evaluate the implications of the proposed PUF approach at the circuit-level in terms of performance and energy characteristics considering that the SOT-MRAM device is built as a point contact geometry with a diameter of 100 nm similarly to a device already developed. [23] In this way, the reading current is applied locally in the FL. To this aim, we have considered a general circuit architecture (see Fig. 7 (a)) featuring 4 bitcell (BC) blocks, each including a 16×16 BC array and read/write control circuits, and a decoding block to generate the appropriate read (R) signals for a specific challenge represented by a 64-bit input address (ADD). The latter block consists of 16, one for each row of the BC arrays, 4-to-16 decoders. Each decoder receives 4 bits of the challenge to produce 16 R signals (one for each column of the BC arrays) by a logical AND operation between the decoder output bits and a read/write (RW) control signal. The generated 16×16 R signals are then fed to the 4 BC blocks, whose each one provides 16 output (OUT) bits (one bit for each row), thus obtaining a final 64-bit output word as response to a given challenge.
The scheme of the BC blocks is detailed in Fig. 7(b) . The 16×16 BC array relies on 16 strings (one for each row), each one including 16 magnetic dots (one for each column) whose free layers are 13 contacted to the same HM strip in series. The top of each dot is also connected to one NMOS access transistor driven by an R signal to form a BC. All the HM strips are connected on one side to power supply voltage (V DD ) through one PMOS transistor driven by a write (W) signal and on the other side they are grounded. In addition, the BCs within the same row share a read bitline (RBL). Such a scheme allows managing write and read operations by properly asserting RW, W, and R signals. We have simulated the above hybrid CMOS/SOT-MRAM PUF circuit into Cadence TM environment using the transistor models provided by a 1.8V 0.18 μm CMOS technology and a Verilog-A based compact model [24] to integrate the behavior of SOT-MRAM devices. For the latter, we have considered the following parameters: diameter = 100 nm, t CoFe = 1 nm, MgO oxide thickness t OX = 1.6 nm, resistance-area (RA) product = 1 Ω·µm 2 , TMR ratio = 150%,  G = 0.03,  H = -0.33, M S = 800×10 3 Am -1 , W HM = 1.5 µm, L HM = 1.5 µm (i.e. the center-to-center distance of two adjacent dots on the same HM strip), HM strip thickness t HM = 6 nm. We have properly sized V DD -connected PMOS transistors driven by W signals to achieve an adequate I write pulse amplitude of about 3.6 mA (J SHE = 4×10 7 Acm -2 ). This allows one to get the FL magnetization in-plane within 1 ns, thus corresponding to an average write energy per bit (E write _ bit ) of about 0.39 pJ. We have also sized the NMOS access transistors of the BCs and the read control circuits to obtain a much lower pulse amplitude for the I read (around 10 μA for a pulse duration of 1 ns) in such a way as to ensure a low read disturbance probability during sensing operations. This has led us to estimate an average read energy per bit (E read _ bit ) of about 0.12 pJ, including the contributions of all peripheral circuitry (i.e. the decoding block, the circuits for the I read generation, and the SAs). When no read and write operations occur (standby phase), the designed circuit exhibits a leakage current of 0.73 mA.
However, thanks to the non-volatility capability offered by the SOT-MRAM devices, the leakage power contribution can be completely cut off by switching off the power supply during the standby phase.
VII Summary and Conclusions
This work proposes the realization of an SOT-MRAM based PUF where the generation of the secret key is based on driving a perpendicular magnet into an equilibrium configuration (in-plane direction) by applying a large enough current along with an external field. Once the current is switched off, such in-plane magnetic state becomes unstable giving rise to a random magnetization evolution towards the positive or negative out-of-plane stable configurations. Moreover, we evaluated the circuit level implications in terms of energy requirements by integrating the proposed SOT-MRAM device with a commercial CMOS technology.
Experimental and simulations results reported and discussed in this work prove that this PUF approach allows ensuring a randomness close to 50%. In addition, when compared to state-of-theart CMOS based PUF implementations, the proposed solution offers several intrinsic advantages owing to the use of SOT-MRAM devices. Among these, higher robustness against voltage and temperature fluctuations (the voltage and temperature dependences of SOT-MRAM devices in both the resistance states are significantly lower than those of the MOSFET conduction), the radiation hardness (MRAM technology being intrinsically rad-hard is already seen as major candidate for radiation-hard memory devices), non-volatile behavior (hence zero standby power consumption), and reconfigurability, which is based on the possibility to implement a refresh mechanism for the secret key via the SOT and the possibility to update its challenge-response table . We wish to highlight that a PUF reconfigurable architecture allows to meet the requirements for some practical applications and can improve the reliability and security of a PUF-based authentication system. [25] , [26] Thanks to all these favorable properties along with technological scalability (down to nanoscale nodes to achieve low power consumption while maintaining high thermal stability) and easy integration with CMOS processes, SOT-MRAMs based PUFs could represent a real breakthrough for security applications based on hardware authentication.
